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David ,foltzer 
The purpose of this project has been to attach a terminal analog 
speech synthesizer of the Gle.c~-Holmes type (JAWORD) to the PDP-10 
computer to a.llow on-line· speech synthesis in an interactive em•i:ron-
ment. 
The JAWORD synthesizer is an advanced terminal analog type 
with 7 resonators and two forms of excitation (see Figure 1). The 
frequency and amplitude of each resonator are controlled by an exter-
nally supplied voltage of from Oto +3 volts. Of the 14 parameters 
thus needed, only 10 are used at any one time; ~hich of these lb 
are used is deter~ined by an 11th parameter which also controls 
which form of excitation is applied to the resonators (noise or pulse 
excitation). The important characteristics of this synthesizer from 
the viewpoint of interfacing it to a computer are: 
1. Eleven analog volta~es must be supplied simultaneously 
to the synthesizer. 
2, A new set of voltages must be available every 10 ~illi-
seconds 1 i.e., the control voltages chanf;e at a ·..re'!'y slow rate. 
Previous experience had shovn tr.at the normal confiviration of 
JAWORD did not allow sufficient control of the time of occurrence 
of the fundw:iental excitation pulses. The synthesizer was therefore 
modified so that the pulse could be supplied from an extern~l source, 
in this ~ase the computer. 
The configuration used to control the srnthesizer is shown in 
Figure 2. The digital control information generated by the control 
program is fed to the synthesizer controller via the PDP-10 Input-
Output Bus. This controller, designed and built at Ohio State 
University, converts this information into the required analog 
voltages and supplies them to the synthesizer. The controller (see· 
Figure 3a) uses a.n analog m~ltiplexor feeding a series of capacitive 
hold circuits to generate the 9 continuously •rariable outputs from 
the output of one Digital-to-Ana.log Converter (DAC). The control 
vord (Figure 3b) includes the information to set the DAC as vell 
as the address of the hold circuit which will receive the value. 
Although considerably slower than a one DAC pre-channel system, its 
response is adequate for this a~plication. Additional bits are 
provided in the control word for control functions, including a bit 
for the fundamental excitation pulse (l=pulse, O=no pulse). 
T'ne logic of .the controller is irnplenented in Digital Equipment 
Corporation B-series discrete component logic, the same family as 
used in the PDP-10 central proceszing unit (CPU}. This family was 
chosen for reasons of ease of interfacin~ to the CPU. The DAC is a 
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high prec1.s1on 10-bit unit also made b:r Dip,ital Eq_uipment Corporation. 
The analog hold and amplifier circuits as vell as miscellaneous 
level conversion circuits were desie,ned and built at Ohio State 
University. The hardware is completely operational on-line with 
the C?U. 
The next ma.jar ele.'nent in the s;tstem is the control prop;ram 
for the synthesizer. The prosra.~ is the basic interface bet~een the 
user and t~e synthesizer. This control progra~ operates as a privileged 
user job •,;i thin the time-sharing environment so that other jocs n:a.;r 
continue to use the system during speech synthesis jobs. T1:ere is a 
definite random degradation in output speech quali t:r' due to the 
presence of other e.ctiYity in the syster.: during synthesis, ·cut this 
is not n pro·olem for trial 3ynthesis runs. A future revision of the 
control program is planned which will optionally turn off the time-
sharing for the duration of synthesis output and then return to time-
sharing mode. The actual output is of short enough duration so that 
this will not cause appreciable response time de~radation. 
7he control program as no,-r in operation performs several 
functions necessary for effective interaction with the experirr.enter. 
The primary level controls the operation of the I/o bus and 
appropriately sequences the outputting of control ·.,ords to the 
synthes.:zer controller. These control ·,:ords are gene:-ated by the 
next leYel of program, the conversion routine which translates from 
a standardized code (Carlson, 19G9) to the appropriate channel 
addresses and DAC level, adds offset and calibration data and ?ackn 
the words into a ta.ole in CPU core memory. This table becomes the 
input to the first program. 
The basic interface to the experimenter is one of the Teletype 
consoles attached to the CPU. It is anticipated that tnis function 
can be ta."li;.en over by the CRT dis!-]lay at some future date but the 
lack of adequate system:; prograimning support and. ha.rd·~·ru-e character 
eenerator feature on tte disr,lay makes t.hi~ a difficult task, 
Synthesis of a speech sample using t:-ie current program involves 
the following steps, 
1. Typine: in the sample in coded form and in-core 
editing it to the experimenter's satisfaction. The r,rogrrun provides 
for selective display and alteration of portions of the para.meter 
table. 
2. Outputting the speech sa.mple and then making needed. 
corrections. 
3, Dumpinr, the table in coded form on paper-tan.e for 
later use. The paper tape so prepared may be used a.s innut in 
~lace of step 1. 
The speech output may also be recorded on~ built-in tane 
recorder. Future progra~ versions will allo~ dumpin~ the output 
on DEC tape so that r:.any words or phrases rna:r be kept on one ta.ne. 
At present, ho·..ever, there are not enoup:h DEC tane drwns available 
to allow each user of the system to have one tane and still let the 
synthesis job have tvo, one for program storage and one for sneech 
s ar.,:ple storage. 
The r,roF-:ra.m as described above with paper-tape store~e is 
fully opErational. Zvolutionar~/ chan-,es are being n:e.de to inprove 
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the output quality as experience with the synthesizer grows. 
Synthesis parameter tables distributed through SOUGHS (Society 
of Users, Glace-Holmes Synthesizer) are being used to gain 
experience with the system. 
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Figure 2. SYSTEM CONFIGURATION 
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3b. Control Word Format 
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